Datasheet Texas Instruments CDC2509PWRG4 — Datenblatt

HerstellerTexas Instruments
SerieCDC2509
ArtikelnummerCDC2509PWRG4
Datasheet Texas Instruments CDC2509PWRG4

3,3-V-Phasenregelkreistakttreiber mit 3-Zustands-Ausgängen 24-TSSOP

Datenblätter

CDC2509: 3.3-V Phase-Lock Loop Clock Driver (Rev. C)
PDF, 614 Kb, Revision: C, Datei veröffentlicht: Dec 2, 2004

Preise

Status

Lifecycle StatusNRND (Not recommended for new designs)
Manufacture's Sample AvailabilityNo

Verpackung

Pin24
Package TypePW
Industry STD TermTSSOP
JEDEC CodeR-PDSO-G
Package QTY2000
CarrierLARGE T&R
Device MarkingCK2509
Width (mm)4.4
Length (mm)7.8
Thickness (mm)1
Pitch (mm).65
Max Height (mm)1.2
Mechanical DataHerunterladen

Öko-Plan

RoHSCompliant
Pb FreeYes

Anwendungshinweise

  • Understanding the Differences Between CDC2509x/10x Devices
    PDF, 65 Kb, Datei veröffentlicht: Jan 8, 1999
    This application note provides information concerning the various revisions of the TI CDC2509/10 family of devices. In addition, it will assist designers with new and existing designs. Phase error information, both slope and absolute value, is provided to assist in the tuning process. Furthermore, a table summarizes important parameters for choosing the correct PLL. The table contains capacitance
  • High Speed Clock Distribution Design Techniques for CDC 509/516/2509/2510/2516 (Rev. A)
    PDF, 109 Kb, Revision: A, Datei veröffentlicht: Sep 23, 1998
    The memory bandwidth of high performance microprocessors is increasing at a rapid rate and the future memory bandwidth requirements are expected to keep increasing. The bandwidth requirements of RAM will be satisfied in the near term by using Synchronous DRAM. The need to drive multiple DRAM chips at high speeds with low skew necessitates the use of clock distribution devices with Phase Locked Loo

Modellreihe

Serie: CDC2509 (2)

Herstellerklassifikation

  • Semiconductors > Clock and Timing > Clock Buffers > Zero Delay Buffers