Datasheet Texas Instruments CD74AC280 — Datenblatt
| Hersteller | Texas Instruments |
| Serie | CD74AC280 |
9-Bit-Generator / Prüfer für ungerade / gerade Parität
Datenblätter
9-Bit Odd/Even Parity Generator/Checker datasheet
PDF, 706 Kb, Revision: A, Datei veröffentlicht: May 17, 2000
Auszug aus dem Dokument
Preise
Status
| CD74AC280E | CD74AC280M | CD74AC280M96 | CD74AC280M96G4 | CD74AC280MG4 | |
|---|---|---|---|---|---|
| Lifecycle Status | Active (Recommended for new designs) | Active (Recommended for new designs) | Active (Recommended for new designs) | Active (Recommended for new designs) | Active (Recommended for new designs) |
| Manufacture's Sample Availability | No | No | No | No | No |
Verpackung
| CD74AC280E | CD74AC280M | CD74AC280M96 | CD74AC280M96G4 | CD74AC280MG4 | |
|---|---|---|---|---|---|
| N | 1 | 2 | 3 | 4 | 5 |
| Pin | 14 | 14 | 14 | 14 | 14 |
| Package Type | N | D | D | D | D |
| Industry STD Term | PDIP | SOIC | SOIC | SOIC | SOIC |
| JEDEC Code | R-PDIP-T | R-PDSO-G | R-PDSO-G | R-PDSO-G | R-PDSO-G |
| Package QTY | 25 | 50 | 2500 | 2500 | 50 |
| Carrier | TUBE | TUBE | LARGE T&R | LARGE T&R | TUBE |
| Device Marking | CD74AC280E | AC280M | AC280M | AC280M | AC280M |
| Width (mm) | 6.35 | 3.91 | 3.91 | 3.91 | 3.91 |
| Length (mm) | 19.3 | 8.65 | 8.65 | 8.65 | 8.65 |
| Thickness (mm) | 3.9 | 1.58 | 1.58 | 1.58 | 1.58 |
| Pitch (mm) | 2.54 | 1.27 | 1.27 | 1.27 | 1.27 |
| Max Height (mm) | 5.08 | 1.75 | 1.75 | 1.75 | 1.75 |
| Mechanical Data | Herunterladen | Herunterladen | Herunterladen | Herunterladen | Herunterladen |
Parameter
| Parameters / Models | CD74AC280E | CD74AC280M | CD74AC280M96 | CD74AC280M96G4 | CD74AC280MG4 |
|---|---|---|---|---|---|
| Bits | 2 | 2 | 2 | 2 | 2 |
| F @ Nom Voltage(Max), Mhz | 100 | 100 | 100 | 100 | 100 |
| Function | Parity | Parity | Parity | Parity | Parity |
| ICC @ Nom Voltage(Max), mA | 0.08 | 0.08 | 0.08 | 0.08 | 0.08 |
| Operating Temperature Range, C | -55 to 125 | -55 to 125 | -55 to 125 | -55 to 125 | -55 to 125 |
| Output Drive (IOL/IOH)(Max), mA | 75/-75 | 75/-75 | 75/-75 | 75/-75 | 75/-75 |
| Package Group | PDIP | SOIC | SOIC | SOIC | SOIC |
| Package Size: mm2:W x L, PKG | See datasheet (PDIP) | 14SOIC: 52 mm2: 6 x 8.65(SOIC) | 14SOIC: 52 mm2: 6 x 8.65(SOIC) | 14SOIC: 52 mm2: 6 x 8.65(SOIC) | 14SOIC: 52 mm2: 6 x 8.65(SOIC) |
| Rating | Catalog | Catalog | Catalog | Catalog | Catalog |
| Technology Family | AC | AC | AC | AC | AC |
| Type | Other | Other | Other | Other | Other |
| VCC(Max), V | 5.5 | 5.5 | 5.5 | 5.5 | 5.5 |
| VCC(Min), V | 1.5 | 1.5 | 1.5 | 1.5 | 1.5 |
| Voltage(Nom), V | 5 | 5 | 5 | 5 | 5 |
| tpd @ Nom Voltage(Max), ns | 19.1 | 19.1 | 19.1 | 19.1 | 19.1 |
Öko-Plan
| CD74AC280E | CD74AC280M | CD74AC280M96 | CD74AC280M96G4 | CD74AC280MG4 | |
|---|---|---|---|---|---|
| RoHS | Compliant | Compliant | Compliant | Compliant | Compliant |
| Pb Free | Yes |
Anwendungshinweise
- Using High Speed CMOS and Advanced CMOS in Systems With Multiple VccPDF, 43 Kb, Datei veröffentlicht: Apr 1, 1996
Though low power consumption is a feature of CMOS devices sometimes this feature does not meet a designer?s system power supply constraints. Therefore a partial system power down or multiple Vcc supplies are used to meet the needs of the system. This document shows electrostatic discharge protection circuits. It also provides circuit and bus driver examples of partial system power down and curren
Modellreihe
Serie: CD74AC280 (5)
Herstellerklassifikation
- Semiconductors> Logic> Specialty Logic> Counter/Arithmetic/Parity Function