Datasheet Texas Instruments CD74AC109 — Datenblatt

Hersteller	Texas Instruments
Serie	CD74AC109

Dual Positive-Edge-Triggered JK Flip-Flops mit Set und Reset

Datenblätter

PDF, 901 Kb, Datei veröffentlicht: Jan 24, 2003

Auszug aus dem Dokument

	CD74AC109E	CD74AC109EE4	CD74AC109M96
Lifecycle Status	Active (Recommended for new designs)	Active (Recommended for new designs)	Active (Recommended for new designs)
Manufacture's Sample Availability	No	No	No

Parameters / Models	CD74AC109E	CD74AC109EE4	CD74AC109M96
Bits	2	2	2
F @ Nom Voltage(Max), Mhz	100	100	100
ICC @ Nom Voltage(Max), mA	0.04	0.04	0.04
Output Drive (IOL/IOH)(Max), mA	-24/24	-24/24	-24/24
Package Group	PDIP	PDIP	SOIC
Package Size: mm2:W x L, PKG	See datasheet (PDIP)	See datasheet (PDIP)	16SOIC: 59 mm2: 6 x 9.9(SOIC)
Rating	Catalog	Catalog	Catalog
Schmitt Trigger	No	No	No
Technology Family	AC	AC	AC
VCC(Max), V	5.5	5.5	5.5
VCC(Min), V	1.5	1.5	1.5
Voltage(Nom), V	3.3,5	3.3,5	3.3,5
tpd @ Nom Voltage(Max), ns	11.1	11.1	11.1

	CD74AC109E	CD74AC109EE4	CD74AC109M96
RoHS	Compliant	Compliant	Compliant
Pb Free	Yes	Yes

Herunterladen
Power-Up Behavior of Clocked Devices (Rev. A)
PDF, 34 Kb, Revision: A, Datei veröffentlicht: Feb 6, 2015
Herunterladen
Using High Speed CMOS and Advanced CMOS in Systems With Multiple Vcc
PDF, 43 Kb, Datei veröffentlicht: Apr 1, 1996
Though low power consumption is a feature of CMOS devices sometimes this feature does not meet a designer?s system power supply constraints. Therefore a partial system power down or multiple Vcc supplies are used to meet the needs of the system. This document shows electrostatic discharge protection circuits. It also provides circuit and bus driver examples of partial system power down and curren

Serie: CD74AC109 (3)