Datasheet Texas Instruments CD4724B — Datenblatt
Hersteller | Texas Instruments |
Serie | CD4724B |
CMOS 8-Bit Addressable Latch
Datenblätter
CD4724B TYPES datasheet
PDF, 389 Kb, Revision: C, Datei veröffentlicht: Jun 27, 2003
Auszug aus dem Dokument
Preise
Status
CD4724BE | CD4724BEE4 | |
---|---|---|
Lifecycle Status | Active (Recommended for new designs) | Active (Recommended for new designs) |
Manufacture's Sample Availability | No | No |
Verpackung
CD4724BE | CD4724BEE4 | |
---|---|---|
N | 1 | 2 |
Pin | 16 | 16 |
Package Type | N | N |
Industry STD Term | PDIP | PDIP |
JEDEC Code | R-PDIP-T | R-PDIP-T |
Package QTY | 25 | 25 |
Carrier | TUBE | TUBE |
Device Marking | CD4724BE | CD4724BE |
Width (mm) | 6.35 | 6.35 |
Length (mm) | 19.3 | 19.3 |
Thickness (mm) | 3.9 | 3.9 |
Pitch (mm) | 2.54 | 2.54 |
Max Height (mm) | 5.08 | 5.08 |
Mechanical Data | Herunterladen | Herunterladen |
Parameter
Parameters / Models | CD4724BE | CD4724BEE4 |
---|---|---|
3-State Output | No | No |
Bits | 8 | 8 |
F @ Nom Voltage(Max), Mhz | 8 | 8 |
ICC @ Nom Voltage(Max), mA | 0.3 | 0.3 |
Operating Temperature Range, C | -55 to 125 | -55 to 125 |
Output Drive (IOL/IOH)(Max), mA | 1.5/-1.5 | 1.5/-1.5 |
Package Group | PDIP | PDIP |
Package Size: mm2:W x L, PKG | See datasheet (PDIP) | See datasheet (PDIP) |
Rating | Catalog | Catalog |
Schmitt Trigger | No | No |
Technology Family | CD4000 | CD4000 |
VCC(Max), V | 18 | 18 |
VCC(Min), V | 3 | 3 |
Voltage(Nom), V | 10 | 10 |
tpd @ Nom Voltage(Max), ns | 150 | 150 |
Öko-Plan
CD4724BE | CD4724BEE4 | |
---|---|---|
RoHS | Compliant | Compliant |
Pb Free | Yes | Yes |
Anwendungshinweise
- Understanding Buffered and Unbuffered CD4xxxB Series Device CharacteristicsPDF, 188 Kb, Datei veröffentlicht: Dec 3, 2001
Both buffered and unbuffered CMOS B-series gates inverters and high-current IC products are available from TI. Each product classification has application advantages in appropriate logic-system designs. Many CMOS suppliers have concentrated on promoting buffered B-series products with applications literature focusing on the attributes and use of the buffered types. This practice has left an imb - Power-Up Behavior of Clocked Devices (Rev. A)PDF, 34 Kb, Revision: A, Datei veröffentlicht: Feb 6, 2015
Modellreihe
Serie: CD4724B (2)
Herstellerklassifikation
- Semiconductors> Logic> Flip-Flop/Latch/Register> Other Latch