Datasheet Texas Instruments ADS8371 — Datenblatt
| Hersteller | Texas Instruments |
| Serie | ADS8371 |
16-Bit-750-kHz-ADC-Wandler mit unipolarem Eingang und Mikroleistungsabtastung mit Parallel
Datenblätter
16-Bit 750-kHz Unipolar Input Micro Power Sampling ADC Converter w/Parallel datasheet
PDF, 994 Kb, Revision: B, Datei veröffentlicht: Feb 9, 2005
Auszug aus dem Dokument
Preise
Status
| ADS8371IBPFBR | ADS8371IBPFBT | ADS8371IPFBT | ADS8371IPFBTG4 | |
|---|---|---|---|---|
| Lifecycle Status | Active (Recommended for new designs) | Active (Recommended for new designs) | Active (Recommended for new designs) | Active (Recommended for new designs) |
| Manufacture's Sample Availability | No | No | No | No |
Verpackung
| ADS8371IBPFBR | ADS8371IBPFBT | ADS8371IPFBT | ADS8371IPFBTG4 | |
|---|---|---|---|---|
| N | 1 | 2 | 3 | 4 |
| Pin | 48 | 48 | 48 | 48 |
| Package Type | PFB | PFB | PFB | PFB |
| Industry STD Term | TQFP | TQFP | TQFP | TQFP |
| JEDEC Code | S-PQFP-G | S-PQFP-G | S-PQFP-G | S-PQFP-G |
| Package QTY | 1000 | 250 | 250 | 250 |
| Carrier | LARGE T&R | SMALL T&R | SMALL T&R | SMALL T&R |
| Device Marking | B | ADS8371I | ADS8371I | ADS8371I |
| Width (mm) | 7 | 7 | 7 | 7 |
| Length (mm) | 7 | 7 | 7 | 7 |
| Thickness (mm) | 1 | 1 | 1 | 1 |
| Pitch (mm) | .5 | .5 | .5 | .5 |
| Max Height (mm) | 1.2 | 1.2 | 1.2 | 1.2 |
| Mechanical Data | Herunterladen | Herunterladen | Herunterladen | Herunterladen |
Parameter
| Parameters / Models | ADS8371IBPFBR | ADS8371IBPFBT | ADS8371IPFBT | ADS8371IPFBTG4 |
|---|---|---|---|---|
| # Input Channels | 1 | 1 | 1 | 1 |
| Analog Voltage AVDD(Max), V | 5.25 | 5.25 | 5.25 | |
| Analog Voltage AVDD(Max)(V) | 5.25 | |||
| Analog Voltage AVDD(Min), V | 4.75 | 4.75 | 4.75 | |
| Analog Voltage AVDD(Min)(V) | 4.75 | |||
| Approx. Price (US$) | 17.33 | 1ku | |||
| Architecture | SAR | SAR | SAR | SAR |
| Digital Supply(Max), V | 5.25 | 5.25 | 5.25 | |
| Digital Supply(Max)(V) | 5.25 | |||
| Digital Supply(Min), V | 2.7 | 2.7 | 2.7 | |
| Digital Supply(Min)(V) | 2.7 | |||
| INL(Max), +/-LSB | 1.5 | 1.5 | 1.5 | |
| INL(Max)(+/-LSB) | 1.5 | |||
| Input Range(Max), V | 4.2 | 4.2 | 4.2 | |
| Input Range(Max)(V) | 4.2 | |||
| Input Type | Pseudo-Differential Single-Ended | Pseudo-Differential,Single-Ended | Pseudo-Differential,Single-Ended | Pseudo-Differential,Single-Ended |
| Integrated Features | Oscillator | Oscillator | Oscillator | Oscillator |
| Interface | Parallel | Parallel | Parallel | Parallel |
| Multi-Channel Configuration | N/A | N/A | N/A | N/A |
| Operating Temperature Range, C | -40 to 85 | -40 to 85 | -40 to 85 | |
| Operating Temperature Range(C) | -40 to 85 | |||
| Package Group | TQFP | TQFP | TQFP | TQFP |
| Package Size: mm2:W x L, PKG | 48TQFP: 81 mm2: 9 x 9(TQFP) | 48TQFP: 81 mm2: 9 x 9(TQFP) | 48TQFP: 81 mm2: 9 x 9(TQFP) | |
| Package Size: mm2:W x L (PKG) | 48TQFP: 81 mm2: 9 x 9(TQFP) | |||
| Power Consumption(Typ), mW | 130 | 130 | 130 | |
| Power Consumption(Typ)(mW) | 130 | |||
| Rating | Catalog | Catalog | Catalog | Catalog |
| Reference Mode | Ext | Ext | Ext | Ext |
| Resolution, Bits | 16 | 16 | 16 | |
| Resolution(Bits) | 16 | |||
| SINAD, dB | 87.6 | 87.6 | 87.6 | |
| SINAD(dB) | 87.6 | |||
| SNR, dB | 87.7 | 87.7 | 87.7 | |
| SNR(dB) | 87.7 | |||
| Sample Rate (max), SPS | 750kSPS | 750kSPS | 750kSPS | |
| Sample Rate (max)(SPS) | 750kSPS | |||
| Sample Rate(Max), MSPS | 0.75 | 0.75 | 0.75 | |
| THD(Typ), dB | -106 | -106 | -106 | |
| THD(Typ)(dB) | -106 |
Öko-Plan
| ADS8371IBPFBR | ADS8371IBPFBT | ADS8371IPFBT | ADS8371IPFBTG4 | |
|---|---|---|---|---|
| RoHS | Compliant | Compliant | Compliant | Compliant |
| Pb Free | Yes |
Anwendungshinweise
- Interfacing the ADS8371 to TMS320C6713 DSPPDF, 316 Kb, Datei veröffentlicht: Jan 4, 2005
This application report presents a solution to interfacing the ADS8371 16-bit, 750-KSPS, parallel interface converter to the TMS320C6713 digital signal processor of the TMS320? DSP family. The hardware solution is made up of existing hardware, specifically the ADS8371EVM, C6713 DSK, and 5-6K Interface Board. The software demonstrates how to use an EDMA ping-pong buffer and Timer1 peripherals to co - Determining Minimum Acquisition Times for SAR ADCs, part 1 (Rev. A)PDF, 227 Kb, Revision: A, Datei veröffentlicht: Nov 10, 2010
This application report analyzes a simple method for calculating minimum acquisition times for successive-approximation register analog-to-digital converters (SAR ADCs). The input structure of the ADC is examined along with the driving circuit. The voltage on the sampling capacitor is then determined for the case when a step function is applied to the input of the driving circuit. Three different - Determining Minimum Acquisition Times for SAR ADCs, part 2PDF, 215 Kb, Datei veröffentlicht: Mar 17, 2011
The input structure circuit of a successive-approximation register analog-to-digital converter (SAR ADC) incombination with the driving circuit forms a transfer function that can be used to determine minimum acquisition times for different types of applied input signals. This application report, which builds on Determining Minimum Acquisition Times for SAR ADCs When a Step Function is Applied to
Modellreihe
Serie: ADS8371 (4)
Herstellerklassifikation
- Semiconductors> Data Converters> Analog-to-Digital Converters (ADCs)> Precision ADCs (<=10MSPS)