Datasheet Texas Instruments ADS8342 — Datenblatt
Hersteller | Texas Instruments |
Serie | ADS8342 |
16-Bit 250 kSPS ADC Parallel Out, 4 echte bipolare Kanäle
Datenblätter
ADS8342: 16-Bit, 250kSPS, 4-Channel, Parallel Output Analog-to-Digital Converter datasheet
PDF, 1.5 Mb, Datei veröffentlicht: Feb 6, 2003
Auszug aus dem Dokument
Preise
Status
ADS8342IBPFBT | ADS8342IPFBT | ADS8342IPFBTG4 | |
---|---|---|---|
Lifecycle Status | Active (Recommended for new designs) | Active (Recommended for new designs) | Active (Recommended for new designs) |
Manufacture's Sample Availability | No | No | No |
Verpackung
ADS8342IBPFBT | ADS8342IPFBT | ADS8342IPFBTG4 | |
---|---|---|---|
N | 1 | 2 | 3 |
Pin | 48 | 48 | 48 |
Package Type | PFB | PFB | PFB |
Industry STD Term | TQFP | TQFP | TQFP |
JEDEC Code | S-PQFP-G | S-PQFP-G | S-PQFP-G |
Package QTY | 250 | 250 | 250 |
Carrier | SMALL T&R | SMALL T&R | SMALL T&R |
Device Marking | B | ADS8342I | ADS8342I |
Width (mm) | 7 | 7 | 7 |
Length (mm) | 7 | 7 | 7 |
Thickness (mm) | 1 | 1 | 1 |
Pitch (mm) | .5 | .5 | .5 |
Max Height (mm) | 1.2 | 1.2 | 1.2 |
Mechanical Data | Herunterladen | Herunterladen | Herunterladen |
Parameter
Parameters / Models | ADS8342IBPFBT | ADS8342IPFBT | ADS8342IPFBTG4 |
---|---|---|---|
# Input Channels | 4 | 4 | 4 |
Analog Voltage AVDD(Max), V | 5.25 | 5.25 | 5.25 |
Analog Voltage AVDD(Min), V | -5.25 | -5.25 | -5.25 |
Architecture | SAR | SAR | SAR |
Digital Supply(Max), V | 5.5 | 5.5 | 5.5 |
Digital Supply(Min), V | 2.7 | 2.7 | 2.7 |
INL(Max), +/-LSB | 4 | 4 | 4 |
Input Range(Max), V | 2.5 | 2.5 | 2.5 |
Input Range(Min), V | -2.5 | -2.5 | -2.5 |
Input Type | Pseudo-Differential,Single-Ended | Pseudo-Differential,Single-Ended | Pseudo-Differential,Single-Ended |
Integrated Features | N/A | N/A | N/A |
Interface | Parallel | Parallel | Parallel |
Multi-Channel Configuration | Multiplexed | Multiplexed | Multiplexed |
Operating Temperature Range, C | -40 to 85 | -40 to 85 | -40 to 85 |
Package Group | TQFP | TQFP | TQFP |
Package Size: mm2:W x L, PKG | 48TQFP: 81 mm2: 9 x 9(TQFP) | 48TQFP: 81 mm2: 9 x 9(TQFP) | 48TQFP: 81 mm2: 9 x 9(TQFP) |
Power Consumption(Typ), mW | 208 | 208 | 208 |
Rating | Catalog | Catalog | Catalog |
Reference Mode | Ext | Ext | Ext |
Resolution, Bits | 16 | 16 | 16 |
SINAD, dB | 84.6 | 84.6 | 84.6 |
SNR, dB | 86 | 86 | 86 |
Sample Rate (max), SPS | 250kSPS | 250kSPS | 250kSPS |
Sample Rate(Max), MSPS | 0.25 | 0.25 | 0.25 |
THD(Typ), dB | -89 | -89 | -89 |
Öko-Plan
ADS8342IBPFBT | ADS8342IPFBT | ADS8342IPFBTG4 | |
---|---|---|---|
RoHS | Compliant | Compliant | Compliant |
Anwendungshinweise
- ADS8342 ADC SAR InputsPDF, 223 Kb, Datei veröffentlicht: Jan 6, 2005
Successive approximation register analog-to-digital converters (SAR ADCs) present a challenging load to the circuitry that drives the analog inputs. Specifications in data sheets may mislead the user into thinking that analog inputs, for example, are static, when in fact they create a highly dynamic load that requires specially designed buffer circuitry. This article looks at the architecture of - Controlling the ADS8342 with TMS320 Series DSP'sPDF, 109 Kb, Datei veröffentlicht: Sep 22, 2003
The ADS8342 16-bit, bipolar input, parallel output analog-to-digital converter has a number of features that allow for an easy interface to many of the TMS320? DSP family of digital signal processors from Texas Instruments. This application note focuses on configuring, sampling, and converting analog data presented to the ADS8342 ADC, with software examples using the TMS320C6711 and C5416 DSPs. Th - Determining Minimum Acquisition Times for SAR ADCs, part 1 (Rev. A)PDF, 227 Kb, Revision: A, Datei veröffentlicht: Nov 10, 2010
This application report analyzes a simple method for calculating minimum acquisition times for successive-approximation register analog-to-digital converters (SAR ADCs). The input structure of the ADC is examined along with the driving circuit. The voltage on the sampling capacitor is then determined for the case when a step function is applied to the input of the driving circuit. Three different - Determining Minimum Acquisition Times for SAR ADCs, part 2PDF, 215 Kb, Datei veröffentlicht: Mar 17, 2011
The input structure circuit of a successive-approximation register analog-to-digital converter (SAR ADC) incombination with the driving circuit forms a transfer function that can be used to determine minimum acquisition times for different types of applied input signals. This application report, which builds on Determining Minimum Acquisition Times for SAR ADCs When a Step Function is Applied to
Modellreihe
Serie: ADS8342 (3)
Herstellerklassifikation
- Semiconductors> Data Converters> Analog-to-Digital Converters (ADCs)> Precision ADCs (<=10MSPS)