Datasheet Texas Instruments ADS8324 — Datenblatt
Hersteller | Texas Instruments |
Serie | ADS8324 |
14-Bit 50 kSPS ADC Ser. Out, 1,8V Betrieb
Datenblätter
ADS8324: 14-Bit, 50-KSPS, 1.8-V Micropower Sampling Analog-to-Digital Converter datasheet
PDF, 730 Kb, Revision: A, Datei veröffentlicht: Mar 11, 2004
Auszug aus dem Dokument
Preise
Status
ADS8324E | ADS8324E/250 | ADS8324E/250G4 | ADS8324E/2K5 | ADS8324EB | ADS8324EB/250 | ADS8324EB/250G4 | ADS8324EB/2K5 | ADS8324EB/2K5G4 | |
---|---|---|---|---|---|---|---|---|---|
Lifecycle Status | Obsolete (Manufacturer has discontinued the production of the device) | Active (Recommended for new designs) | Active (Recommended for new designs) | Active (Recommended for new designs) | Obsolete (Manufacturer has discontinued the production of the device) | Active (Recommended for new designs) | Active (Recommended for new designs) | Active (Recommended for new designs) | Active (Recommended for new designs) |
Manufacture's Sample Availability | No | No | No | No | No | No | No | No | No |
Verpackung
ADS8324E | ADS8324E/250 | ADS8324E/250G4 | ADS8324E/2K5 | ADS8324EB | ADS8324EB/250 | ADS8324EB/250G4 | ADS8324EB/2K5 | ADS8324EB/2K5G4 | |
---|---|---|---|---|---|---|---|---|---|
N | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 |
Pin | 8 | 8 | 8 | 8 | 8 | 8 | 8 | 8 | 8 |
Package Type | DGK | DGK | DGK | DGK | DGK | DGK | DGK | DGK | DGK |
Industry STD Term | VSSOP | VSSOP | VSSOP | VSSOP | VSSOP | VSSOP | VSSOP | VSSOP | VSSOP |
JEDEC Code | R-PDSO-G | R-PDSO-G | R-PDSO-G | R-PDSO-G | R-PDSO-G | R-PDSO-G | R-PDSO-G | R-PDSO-G | R-PDSO-G |
Device Marking | A24 | A24 | A24 | A24 | A24 | A24 | A24 | A24 | A24 |
Width (mm) | 3 | 3 | 3 | 3 | 3 | 3 | 3 | 3 | 3 |
Length (mm) | 3 | 3 | 3 | 3 | 3 | 3 | 3 | 3 | 3 |
Thickness (mm) | .97 | .97 | .97 | .97 | .97 | .97 | .97 | .97 | .97 |
Pitch (mm) | .65 | .65 | .65 | .65 | .65 | .65 | .65 | .65 | .65 |
Max Height (mm) | 1.07 | 1.07 | 1.07 | 1.07 | 1.07 | 1.07 | 1.07 | 1.07 | 1.07 |
Mechanical Data | Herunterladen | Herunterladen | Herunterladen | Herunterladen | Herunterladen | Herunterladen | Herunterladen | Herunterladen | Herunterladen |
Package QTY | 250 | 250 | 2500 | 250 | 250 | 2500 | 2500 | ||
Carrier | SMALL T&R | SMALL T&R | LARGE T&R | SMALL T&R | SMALL T&R | LARGE T&R | LARGE T&R |
Parameter
Parameters / Models | ADS8324E | ADS8324E/250 | ADS8324E/250G4 | ADS8324E/2K5 | ADS8324EB | ADS8324EB/250 | ADS8324EB/250G4 | ADS8324EB/2K5 | ADS8324EB/2K5G4 |
---|---|---|---|---|---|---|---|---|---|
# Input Channels | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
Analog Voltage AVDD(Max), V | 3.6 | 3.6 | 3.6 | 3.6 | 3.6 | 3.6 | 3.6 | ||
Analog Voltage AVDD(Max)(V) | 3.6 | 3.6 | |||||||
Analog Voltage AVDD(Min), V | 1.8 | 1.8 | 1.8 | 1.8 | 1.8 | 1.8 | 1.8 | ||
Analog Voltage AVDD(Min)(V) | 1.8 | 1.8 | |||||||
Approx. Price (US$) | 4.15 | 1ku | 4.15 | 1ku | |||||||
Architecture | SAR | SAR | SAR | SAR | SAR | SAR | SAR | SAR | SAR |
Digital Supply(Max), V | 3.6 | 3.6 | 3.6 | 3.6 | 3.6 | 3.6 | 3.6 | ||
Digital Supply(Max)(V) | 3.6 | 3.6 | |||||||
Digital Supply(Min), V | 1.8 | 1.8 | 1.8 | 1.8 | 1.8 | 1.8 | 1.8 | ||
Digital Supply(Min)(V) | 1.8 | 1.8 | |||||||
INL(Max), +/-LSB | 2 | 2 | 2 | 2 | 2 | 2 | 2 | ||
INL(Max)(+/-LSB) | 2 | 2 | |||||||
Input Range(Max), V | 1.8 | 1.8 | 1.8 | 1.8 | 1.8 | 1.8 | 1.8 | ||
Input Range(Max)(V) | 3.6 | 3.6 | |||||||
Input Range(Min), V | -1.8 | -1.8 | -1.8 | -1.8 | -1.8 | -1.8 | -1.8 | ||
Input Type | Pseudo-Differential | Pseudo-Differential | Pseudo-Differential | Pseudo-Differential | Pseudo-Differential | Pseudo-Differential | Pseudo-Differential | Pseudo-Differential | Pseudo-Differential |
Integrated Features | N/A | N/A | N/A | N/A | N/A | N/A | N/A | N/A | N/A |
Interface | Serial SPI | Serial,SPI | Serial,SPI | Serial,SPI | Serial,SPI | Serial,SPI | Serial,SPI | Serial,SPI | |
Multi-Channel Configuration | N/A | N/A | N/A | N/A | N/A | N/A | N/A | N/A | N/A |
Operating Temperature Range, C | -40 to 85 | -40 to 85 | -40 to 85 | -40 to 85 | -40 to 85 | -40 to 85 | -40 to 85 | ||
Operating Temperature Range(C) | -40 to 85 | -40 to 85 | |||||||
Package Group | VSSOP | VSSOP | VSSOP | VSSOP | VSSOP | VSSOP | VSSOP | VSSOP | VSSOP |
Package Size: mm2:W x L, PKG | 8VSSOP: 15 mm2: 4.9 x 3(VSSOP) | 8VSSOP: 15 mm2: 4.9 x 3(VSSOP) | 8VSSOP: 15 mm2: 4.9 x 3(VSSOP) | 8VSSOP: 15 mm2: 4.9 x 3(VSSOP) | 8VSSOP: 15 mm2: 4.9 x 3(VSSOP) | 8VSSOP: 15 mm2: 4.9 x 3(VSSOP) | 8VSSOP: 15 mm2: 4.9 x 3(VSSOP) | ||
Package Size: mm2:W x L (PKG) | 8VSSOP: 15 mm2: 4.9 x 3(VSSOP) | 8VSSOP: 15 mm2: 4.9 x 3(VSSOP) | |||||||
Power Consumption(Typ), mW | 2.5 | 2.5 | 2.5 | 2.5 | 2.5 | 2.5 | 2.5 | ||
Power Consumption(Typ)(mW) | 2.5 | 2.5 | |||||||
Rating | Catalog | Catalog | Catalog | Catalog | Catalog | Catalog | Catalog | Catalog | Catalog |
Reference Mode | Ext | Ext | Ext | Ext | Ext | Ext | Ext | Ext | Ext |
Resolution, Bits | 14 | 14 | 14 | 14 | 14 | 14 | 14 | ||
Resolution(Bits) | 14 | 14 | |||||||
SINAD, dB | 78 | 78 | 78 | 78 | 78 | 78 | 78 | ||
SINAD(dB) | 78 | 78 | |||||||
SNR, dB | 78 | 78 | 78 | 78 | 78 | 78 | 78 | ||
SNR(dB) | 78 | 78 | |||||||
Sample Rate (max), SPS | 50kSPS | 50kSPS | 50kSPS | 50kSPS | 50kSPS | 50kSPS | 50kSPS | ||
Sample Rate (max)(SPS) | 50kSPS | 50kSPS | |||||||
Sample Rate(Max), MSPS | 0.05 | 0.05 | 0.05 | 0.05 | 0.05 | 0.05 | 0.05 | ||
THD(Typ), dB | -86 | -86 | -86 | -86 | -86 | -86 | -86 | ||
THD(Typ)(dB) | -86 | -86 |
Öko-Plan
ADS8324E | ADS8324E/250 | ADS8324E/250G4 | ADS8324E/2K5 | ADS8324EB | ADS8324EB/250 | ADS8324EB/250G4 | ADS8324EB/2K5 | ADS8324EB/2K5G4 | |
---|---|---|---|---|---|---|---|---|---|
RoHS | Not Compliant | Compliant | Compliant | Compliant | Not Compliant | Compliant | Compliant | Compliant | Compliant |
Pb Free | No | No |
Anwendungshinweise
- Analog-to-Digital Converter Grounding Practices Affect System Performance (Rev. A)PDF, 69 Kb, Revision: A, Datei veröffentlicht: May 18, 2015
- A Glossary of Analog-to-Digital Specifications and Performance Characteristics (Rev. B)PDF, 425 Kb, Revision: B, Datei veröffentlicht: Oct 9, 2011
This glossary is a collection of the definitions of Texas Instruments' Delta-Sigma (О”ОЈ), successive approximation register (SAR), and pipeline analog-to-digital (A/D) converter specifications and performance characteristics. Although there is a considerable amount of detail in this document, the product data sheet for a particular product specification is the best and final reference. - Interfacing the MSOP8EVM to TMS320C6x ProcessorsPDF, 219 Kb, Datei veröffentlicht: Dec 2, 2003
The modular MSOP8EVM is an evaluation module for single-channel, low-power, 8 to 16-bit serial analog-to-digital converters. This application note presents a method for interfacing this EVM to the TMS320C6x Series DSKs using a 5-6K Interface Board. The EVM software provides compile options to choose the proper data formatting for the ADS7816, ADS7817, ADS7818, ADS7822, ADS7826, ADS7829, ADS7835, A - High-Voltage Signal Conditioning for Differential ADCsPDF, 125 Kb, Datei veröffentlicht: Jun 14, 2004
Analog designers are frequently required to convert high-voltage signals to levels acceptable to low-voltage data converters with differential inputs. This paper describes solutions for this common task using modern amplifiers and typical power supplies. Three examples of conditioning В±10V bipolar signals for low-voltage analog-to-digital converters (ADCs) are shown: a single-supply design, - Interfacing the MSOP8EVM to TMS470 ProcessorsPDF, 68 Kb, Datei veröffentlicht: Mar 15, 2006
This application report presents a method for interfacing the modular MSOP8EVM, an evaluation module (EVM) for single-channel, low-power, 8- to 16-bit serial analog-to-digital converters to the TMS470 series microcontrollers. The hardware used for this example includes the TMS470 Kickstart Development Kit evaluation kit featuring the 60-MHz TMS470R1B1M and the HPA-MCU Interface Board. The soft - Determining Minimum Acquisition Times for SAR ADCs, part 1 (Rev. A)PDF, 227 Kb, Revision: A, Datei veröffentlicht: Nov 10, 2010
This application report analyzes a simple method for calculating minimum acquisition times for successive-approximation register analog-to-digital converters (SAR ADCs). The input structure of the ADC is examined along with the driving circuit. The voltage on the sampling capacitor is then determined for the case when a step function is applied to the input of the driving circuit. Three different - Interfacing the MSOP8EVM to TMS320C5x ProcessorsPDF, 225 Kb, Datei veröffentlicht: Apr 28, 2004
This application note presents a method for interfacing the modular MSOP8 evaluation module (EVM), an EVM for single-channel, low-power, 8- to 16-bit serial analog-to-digital converters, to the TMS320C5x series DSKs using a 5-6K interface board. The software developed provides compile options to choose the proper data formatting for the ADS7816, ADS7817, ADS7818, ADS7822, ADS7826, ADS7827, ADS7829 - Principles of Data Acquisition and Conversion (Rev. A)PDF, 132 Kb, Revision: A, Datei veröffentlicht: Apr 16, 2015
- Determining Minimum Acquisition Times for SAR ADCs, part 2PDF, 215 Kb, Datei veröffentlicht: Mar 17, 2011
The input structure circuit of a successive-approximation register analog-to-digital converter (SAR ADC) incombination with the driving circuit forms a transfer function that can be used to determine minimum acquisition times for different types of applied input signals. This application report, which builds on Determining Minimum Acquisition Times for SAR ADCs When a Step Function is Applied to - Interfacing the MSOP8EVM to MSP430 ProcessorsPDF, 54 Kb, Datei veröffentlicht: Jul 28, 2004
This application note presents a method for interfacing the modular MSOP8EVM - an EVM for single-channel, low-power, 8- to 16-bit serial analog-to-digital converters - to the MSP430 series microcontrollers. The hardware used for this example includes the HPA449 from SoftBaugh, Inc. (www.softbaugh.com), featuring the MSP430F449. The software developed provides compile options to choose the proper d - Interleaving Analog-to-Digital ConvertersPDF, 64 Kb, Datei veröffentlicht: Oct 2, 2000
It is tempting when pushing the limits of analog-to-digital conversion to consider interleaving two or more converters to increase the sample rate. However, such designs must take into consideration several possible sources of error. - What Designers Should Know About Data Converter DriftPDF, 95 Kb, Datei veröffentlicht: Oct 2, 2000
Exactly how inaccurate will a change in temperature make an analog-to-digital or digital-to-analog converter? As designers are well aware, a 12-bit device may provide a much lower accuracy at its operating-temperature extremes, perhaps only to 9 or even 8 bits. But for lack of more precise knowledge, many play it safe (and expensive) and overspecify.
Modellreihe
Serie: ADS8324 (9)
Herstellerklassifikation
- Semiconductors> Data Converters> Analog-to-Digital Converters (ADCs)> Precision ADCs (<=10MSPS)