Datasheet Texas Instruments ADS62P25 — Datenblatt

Hersteller	Texas Instruments
Serie	ADS62P25

Datenblätter

Preise

Status

Verpackung

Parameter

Parameters / Models	ADS62P25IRGCR	ADS62P25IRGCT
# Input Channels	2	2
Analog Input BW, MHz	450	450
Architecture	Pipeline	Pipeline
DNL(Typ), +/-LSB	0.3	0.3
ENOB, Bits	11.4	11.4
INL(Max), +/-LSB	2	2
INL(Typ), +/-LSB	0.6	0.6
Input Buffer	No	No
Input Range, Vp-p	2	2
Interface	DDR LVDS,Parallel CMOS	DDR LVDS,Parallel CMOS
Operating Temperature Range, C	-40 to 85	-40 to 85
Package Group	VQFN	VQFN
Package Size: mm2:W x L, PKG	64VQFN: 81 mm2: 9 x 9(VQFN)	64VQFN: 81 mm2: 9 x 9(VQFN)
Power Consumption(Typ), mW	792	792
Rating	Catalog	Catalog
Reference Mode	Ext,Int	Ext,Int
Resolution, Bits	12	12
SFDR, dB	85	85
SINAD, dB	70.2	70.2
SNR, dB	70.8	70.8
Sample Rate(Max), MSPS	125	125

Öko-Plan

Anwendungshinweise

• Herunterladen
  Band-Pass Filter Design Techniques for High-Speed ADCs
  PDF, 733 Kb, Datei veröffentlicht: Feb 27, 2012
  Several well-known methods exist for designing passive inductor-capacitor (LC) filters with resistive load terminations. However, when LC filters are used to drive the analog input pins of a high-speed analog-to-digital converter (ADC), special consideration must be given to the ADC input impedance. Not accounting for the ADC input impedance often results in a filter design that does not meet the
• Herunterladen
  QFN Layout Guidelines
  PDF, 1.3 Mb, Datei veröffentlicht: Jul 28, 2006
  Board layout and stencil information for most Texas Instruments Quad Flat No-Lead (QFN) devices is provided in their data sheets. This document helps printed-circuit board designers understand and better use this information for optimal designs.
• Herunterladen
  CDCE62005 as Clock Solution for High-Speed ADCs
  PDF, 805 Kb, Datei veröffentlicht: Sep 4, 2008
  TI has introduced a family of devices well-suited to meet the demands for high-speed ADC devices such as the ADS5527 which is capable of sampling up to 210 MSPS. To realize the full potential of these high-performance products it is imperative to provide a low phase noise clock source. The CDCE62005 clock synthesizer chip offers a real-world clocking solution to meet these stringent requirements
• Herunterladen
  Why Use Oversampling when Undersampling Can Do the Job? (Rev. A)
  PDF, 1.2 Mb, Revision: A, Datei veröffentlicht: Jul 19, 2013
• Herunterladen
  Design Considerations for Avoiding Timing Errors during High-Speed ADC, LVDS Dat (Rev. A)
  PDF, 2.0 Mb, Revision: A, Datei veröffentlicht: May 22, 2015
• Herunterladen
  Smart Selection of ADC/DAC Enables Better Design of Software-Defined Radio
  PDF, 376 Kb, Datei veröffentlicht: Apr 28, 2009
  This application report explains different aspects of selecting analog-to-digital and digital-to-analog data converters for Software-Defined Radio (SDR) applications. It also explains how ADS61xx ADCs and the DAC5688 from Texas Instruments fit properly for SDR designs.
• Herunterladen
  Driving High-Speed ADCs: Circuit Topologies and System-Level Parameters (Rev. A)
  PDF, 327 Kb, Revision: A, Datei veröffentlicht: Sep 10, 2010
  This application report discusses the performance-related aspects of passive and active interfaces at the analog input of high-speed pipeline analog-to-digital converters (ADCs). The report simplifies the many possibilities into two main categories: passive and active interface circuits. The first section of the report gives an overview of equivalent models of buffered and unbuffered ADC input cir
• Herunterladen
  Phase Noise Performance and Jitter Cleaning Ability of CDCE72010
  PDF, 2.3 Mb, Datei veröffentlicht: Jun 2, 2008
  This application report presents phase noise data taken on the CDCE72010 jitter cleaner and synchronizer PLL device. The phase noise performance of the CDCE72010 depends on the phase noise of the reference clock VCXO clock and the CDCE72010 itself. This application report shows the phase noise performance at several of the most popular CDMA frequencies. This data helps the user to choose the rig
• Herunterladen
  CDCE72010 as a Clocking Solution for High-Speed Analog-to-Digital Converters
  PDF, 424 Kb, Datei veröffentlicht: Jun 8, 2008
  Texas Instruments has recently introduced a family of devices suitable to meet the demands of high-speed high-IF sampling analog-to-digital converters (ADCs) such as the ADS5483 which is capable of sampling up to 135 MSPS. To realize the full potential of these high-performance devices the system must provide an extremely low phase noise clock source. The CDCE72010 clock synthesizer chip offers
• Herunterladen
  Principles of Data Acquisition and Conversion (Rev. A)
  PDF, 132 Kb, Revision: A, Datei veröffentlicht: Apr 16, 2015
• Herunterladen
  A Glossary of Analog-to-Digital Specifications and Performance Characteristics (Rev. B)
  PDF, 425 Kb, Revision: B, Datei veröffentlicht: Oct 9, 2011
  This glossary is a collection of the definitions of Texas Instruments' Delta-Sigma (О”ОЈ), successive approximation register (SAR), and pipeline analog-to-digital (A/D) converter specifications and performance characteristics. Although there is a considerable amount of detail in this document, the product data sheet for a particular product specification is the best and final reference.
• Herunterladen
  Analog-to-Digital Converter Grounding Practices Affect System Performance (Rev. A)
  PDF, 69 Kb, Revision: A, Datei veröffentlicht: May 18, 2015

Modellreihe

Herstellerklassifikation

• Semiconductors> Data Converters> Analog-to-Digital Converters (ADCs)> High Speed ADCs (>10MSPS)