Datasheet Texas Instruments ADS8509IDWRG4 — Datenblatt

16-Bit 250kHz CMOS Analog-Digital-Wandler mit serieller Schnittstelle 2,5 V Interne Referenz 20-SOIC -40 bis 85

Datenblätter

PDF, 1.4 Mb, Revision: C, Datei veröffentlicht: Apr 14, 2010

Auszug aus dem Dokument

Lifecycle Status	Active (Recommended for new designs)
Manufacture's Sample Availability	No

# Input Channels	1
Analog Voltage AVDD(Max)	5.25 V
Analog Voltage AVDD(Min)	4.75 V
Architecture	SAR
Digital Supply(Max)	5.25 V
Digital Supply(Min)	4.75 V
INL(Max)	2 +/-LSB
Input Range(Max)	10 V
Input Range(Min)	-10 V
Input Type	Single-Ended
Integrated Features	Daisy-Chainable,Oscillator
Interface	SPI
Multi-Channel Configuration	N/A
Operating Temperature Range	-40 to 85 C
Package Group	SOIC
Package Size: mm2:W x L	20SOIC: 132 mm2: 10.3 x 12.8(SOIC) PKG
Power Consumption(Typ)	155 mW
Rating	Catalog
Reference Mode	Ext,Int
Resolution	16 Bits
SINAD	88 dB
SNR	88 dB
Sample Rate (max)	250kSPS SPS
Sample Rate(Max)	0.25 MSPS
THD(Typ)	-98 dB

RoHS

Compliant

Herunterladen
Upgrading From ADS7808/09 to ADS8508/09 Devices
PDF, 66 Kb, Datei veröffentlicht: Jun 12, 2007
The information contained in this document applies to current applications using the ADS7808 or ADS7809 in a surface-mount SOIC (DW) package.This document is a guide to users of the ADS7808/09 devices with regards to potential compatibility issues when upgrading to the new ADS8508 and ADS8509 series of devices.
Herunterladen
Determining Minimum Acquisition Times for SAR ADCs, part 1 (Rev. A)
PDF, 227 Kb, Revision: A, Datei veröffentlicht: Nov 10, 2010
This application report analyzes a simple method for calculating minimum acquisition times for successive-approximation register analog-to-digital converters (SAR ADCs). The input structure of the ADC is examined along with the driving circuit. The voltage on the sampling capacitor is then determined for the case when a step function is applied to the input of the driving circuit. Three different
Herunterladen
Determining Minimum Acquisition Times for SAR ADCs, part 2
PDF, 215 Kb, Datei veröffentlicht: Mar 17, 2011
The input structure circuit of a successive-approximation register analog-to-digital converter (SAR ADC) incombination with the driving circuit forms a transfer function that can be used to determine minimum acquisition times for different types of applied input signals. This application report, which builds on Determining Minimum Acquisition Times for SAR ADCs When a Step Function is Applied to

Serie: ADS8509 (13)

Semiconductors > Data Converters > Analog-to-Digital Converters (ADCs) > Precision ADCs (<=10MSPS)