Datasheet Texas Instruments ADS6442IRGCR — Datenblatt

Hersteller	Texas Instruments
Serie	ADS6442
Artikelnummer	ADS6442IRGCR

Vierkanaliger 14-Bit-Analog-Digital-Wandler (ADC) mit 65 MSPS (64-VQFN -40 bis 85)

Datenblätter

Herunterladen

PDF, 3.4 Mb, Revision: B, Datei veröffentlicht: Dec 16, 2009

Auszug aus dem Dokument

Preise

Status

Lifecycle Status	Active (Recommended for new designs)
Manufacture's Sample Availability	No

Verpackung

Pin	64
Package Type	RGC
Industry STD Term	VQFN
JEDEC Code	S-PQFP-N
Package QTY	2000
Carrier	LARGE T&R
Device Marking	AZ6442
Width (mm)	9
Length (mm)	9
Thickness (mm)	.88
Pitch (mm)	.5
Max Height (mm)	1
Mechanical Data	Herunterladen

Parameter

# Input Channels	4
Analog Input BW	500 MHz
Architecture	Pipeline
DNL(Max)	1.8 +/-LSB
DNL(Typ)	0.5 +/-LSB
ENOB	12 Bits
INL(Max)	4.5 +/-LSB
INL(Typ)	2 +/-LSB
Input Buffer	No
Input Range	2 Vp-p
Interface	Serial LVDS
Operating Temperature Range	-40 to 85 C
Package Group	VQFN
Package Size: mm2:W x L	64VQFN: 81 mm2: 9 x 9(VQFN) PKG
Power Consumption(Typ)	1050 mW
Rating	Catalog
Reference Mode	Ext,Int
Resolution	14 Bits
SFDR	88 dB
SINAD	73.7 dB
SNR	74 dB
Sample Rate(Max)	65 MSPS

Öko-Plan

RoHS

Compliant

Design Kits und Evaluierungsmodule

Evaluation Modules & Boards: ADS6442EVM
ADS6442 Quad-Channel, 14-Bit, 65-MSPS Analog-to-Digital Converter Evaluation Module
Lifecycle Status: Active (Recommended for new designs)
- Herunterladen
Evaluation Modules & Boards: TSW2200EVM
TSW2200 Low-Cost Portable Power Supply Evaluation Module
Lifecycle Status: Active (Recommended for new designs)
- Herunterladen
Evaluation Modules & Boards: TSW1405EVM
Data Capture: Data Converter EVMs With 8 LVDS Lanes up to 1.0Gbps
Lifecycle Status: Active (Recommended for new designs)
- Herunterladen

Anwendungshinweise

Herunterladen
QFN Layout Guidelines
PDF, 1.3 Mb, Datei veröffentlicht: Jul 28, 2006
Board layout and stencil information for most Texas Instruments Quad Flat No-Lead (QFN) devices is provided in their data sheets. This document helps printed-circuit board designers understand and better use this information for optimal designs.
Herunterladen
CDCE62005 as Clock Solution for High-Speed ADCs
PDF, 805 Kb, Datei veröffentlicht: Sep 4, 2008
TI has introduced a family of devices well-suited to meet the demands for high-speed ADC devices such as the ADS5527 which is capable of sampling up to 210 MSPS. To realize the full potential of these high-performance products it is imperative to provide a low phase noise clock source. The CDCE62005 clock synthesizer chip offers a real-world clocking solution to meet these stringent requirements
Herunterladen
Design Considerations for Avoiding Timing Errors during High-Speed ADC, LVDS Dat (Rev. A)
PDF, 2.0 Mb, Revision: A, Datei veröffentlicht: May 22, 2015
Herunterladen
Why Use Oversampling when Undersampling Can Do the Job? (Rev. A)
PDF, 1.2 Mb, Revision: A, Datei veröffentlicht: Jul 19, 2013
Herunterladen
Smart Selection of ADC/DAC Enables Better Design of Software-Defined Radio
PDF, 376 Kb, Datei veröffentlicht: Apr 28, 2009
This application report explains different aspects of selecting analog-to-digital and digital-to-analog data converters for Software-Defined Radio (SDR) applications. It also explains how ADS61xx ADCs and the DAC5688 from Texas Instruments fit properly for SDR designs.
Herunterladen
Driving High-Speed ADCs: Circuit Topologies and System-Level Parameters (Rev. A)
PDF, 327 Kb, Revision: A, Datei veröffentlicht: Sep 10, 2010
This application report discusses the performance-related aspects of passive and active interfaces at the analog input of high-speed pipeline analog-to-digital converters (ADCs). The report simplifies the many possibilities into two main categories: passive and active interface circuits. The first section of the report gives an overview of equivalent models of buffered and unbuffered ADC input cir
Herunterladen
Phase Noise Performance and Jitter Cleaning Ability of CDCE72010
PDF, 2.3 Mb, Datei veröffentlicht: Jun 2, 2008
This application report presents phase noise data taken on the CDCE72010 jitter cleaner and synchronizer PLL device. The phase noise performance of the CDCE72010 depends on the phase noise of the reference clock VCXO clock and the CDCE72010 itself. This application report shows the phase noise performance at several of the most popular CDMA frequencies. This data helps the user to choose the rig
Herunterladen
CDCE72010 as a Clocking Solution for High-Speed Analog-to-Digital Converters
PDF, 424 Kb, Datei veröffentlicht: Jun 8, 2008
Texas Instruments has recently introduced a family of devices suitable to meet the demands of high-speed high-IF sampling analog-to-digital converters (ADCs) such as the ADS5483 which is capable of sampling up to 135 MSPS. To realize the full potential of these high-performance devices the system must provide an extremely low phase noise clock source. The CDCE72010 clock synthesizer chip offers
Herunterladen
QFN and SON PCB Attachment (Rev. B)
PDF, 821 Kb, Revision: B, Datei veröffentlicht: Aug 24, 2018
Herunterladen
Principles of Data Acquisition and Conversion (Rev. A)
PDF, 132 Kb, Revision: A, Datei veröffentlicht: Apr 16, 2015
Herunterladen
A Glossary of Analog-to-Digital Specifications and Performance Characteristics (Rev. B)
PDF, 425 Kb, Revision: B, Datei veröffentlicht: Oct 9, 2011
This glossary is a collection of the definitions of Texas Instruments' Delta-Sigma (О”ОЈ), successive approximation register (SAR), and pipeline analog-to-digital (A/D) converter specifications and performance characteristics. Although there is a considerable amount of detail in this document, the product data sheet for a particular product specification is the best and final reference.
Herunterladen
Analog-to-Digital Converter Grounding Practices Affect System Performance (Rev. A)
PDF, 69 Kb, Revision: A, Datei veröffentlicht: May 18, 2015

Modellreihe

Serie: ADS6442 (2)

ADS6442IRGCR ADS6442IRGCT

Herstellerklassifikation

Semiconductors > Data Converters > Analog-to-Digital Converters (ADCs) > High Speed ADCs (>10MSPS)