Datasheet Texas Instruments CD74ACT74M96G4 — Datenblatt

Dual Positive-Edge-Triggered D-Type Flip-Flops mit Set und Reset 14-SOIC -55 bis 125

Datenblätter

PDF, 986 Kb, Datei veröffentlicht: Dec 5, 2002

Auszug aus dem Dokument

Lifecycle Status	Active (Recommended for new designs)
Manufacture's Sample Availability	No

3-State Output	No
Bits	2
F @ Nom Voltage(Max)	90 Mhz
ICC @ Nom Voltage(Max)	0.04 mA
Operating Temperature Range	-55 to 125 C
Output Drive (IOL/IOH)(Max)	24/-24 mA
Package Group	SOIC
Package Size: mm2:W x L	14SOIC: 52 mm2: 6 x 8.65(SOIC) PKG
Rating	Catalog
Schmitt Trigger	No
Technology Family	ACT
VCC(Max)	5.5 V
VCC(Min)	1.5 V
Voltage(Nom)	5 V
tpd @ Nom Voltage(Max)	8.6 ns

RoHS

Compliant

Herunterladen
Selecting the Right Level Translation Solution (Rev. A)
PDF, 313 Kb, Revision: A, Datei veröffentlicht: Jun 22, 2004
Supply voltages continue to migrate to lower nodes to support today's low-power high-performance applications. While some devices are capable of running at lower supply nodes others might not have this capability. To haveswitching compatibility between these devices the output of each driver must be compliant with the input of the receiver that it is driving. There are several level-translati
Herunterladen
Power-Up Behavior of Clocked Devices (Rev. A)
PDF, 34 Kb, Revision: A, Datei veröffentlicht: Feb 6, 2015
Herunterladen
Using High Speed CMOS and Advanced CMOS in Systems With Multiple Vcc
PDF, 43 Kb, Datei veröffentlicht: Apr 1, 1996
Though low power consumption is a feature of CMOS devices sometimes this feature does not meet a designer?s system power supply constraints. Therefore a partial system power down or multiple Vcc supplies are used to meet the needs of the system. This document shows electrostatic discharge protection circuits. It also provides circuit and bus driver examples of partial system power down and curren

Serie: CD74ACT74 (6)