Datasheet Texas Instruments SN74ALS112ANSR — Datenblatt
| Hersteller | Texas Instruments |
| Serie | SN74ALS112A |
| Artikelnummer | SN74ALS112ANSR |
Dual JK Negative-Edge-Triggered Flip-Flops mit Clear und Preset 16-SO 0 bis 70
Datenblätter
Dual J-K Negative-Edge-Triggered Flip-Flops With Clear And Preset datasheet
PDF, 988 Kb, Revision: A, Datei veröffentlicht: Dec 1, 1994
Auszug aus dem Dokument
Preise
Status
| Lifecycle Status | Active (Recommended for new designs) |
| Manufacture's Sample Availability | No |
Verpackung
| Pin | 16 |
| Package Type | NS |
| Industry STD Term | SOP |
| JEDEC Code | R-PDSO-G |
| Package QTY | 2000 |
| Carrier | LARGE T&R |
| Device Marking | ALS112A |
| Width (mm) | 5.3 |
| Length (mm) | 10.3 |
| Thickness (mm) | 1.95 |
| Pitch (mm) | 1.27 |
| Max Height (mm) | 2 |
| Mechanical Data | Herunterladen |
Parameter
| Bits | 2 |
| F @ Nom Voltage(Max) | 75 Mhz |
| ICC @ Nom Voltage(Max) | 4.5 mA |
| Output Drive (IOL/IOH)(Max) | -0.4/8 mA |
| Package Group | SO |
| Package Size: mm2:W x L | 16SO: 80 mm2: 7.8 x 10.2(SO) PKG |
| Rating | Catalog |
| Schmitt Trigger | No |
| Technology Family | ALS |
| VCC(Max) | 5.5 V |
| VCC(Min) | 4.5 V |
| Voltage(Nom) | 5 V |
| tpd @ Nom Voltage(Max) | 18 ns |
Öko-Plan
| RoHS | Compliant |
Anwendungshinweise
- Advanced Schottky (ALS and AS) Logic FamiliesPDF, 1.9 Mb, Datei veröffentlicht: Aug 1, 1995
This document introduces the advanced Schottky family of clamped TTL integrated circuits (ICs). Detailed electrical characteristics of the 'AS and 'ALS devices with table formats are provided. Guidelines for designing high-performance digital systems using the Advanced Schottky family are given along with a brief summary of the solutions to most design decisions needed to implement systems using t
Modellreihe
Serie: SN74ALS112A (5)
- SN74ALS112AD SN74ALS112ADR SN74ALS112AN SN74ALS112AN3 SN74ALS112ANSR
Herstellerklassifikation
- Semiconductors > Logic > Flip-Flop/Latch/Register > J-K Flip-Flop