Datasheet Texas Instruments CD54HCT4046AF3A — Datenblatt

Hersteller	Texas Instruments
Serie	CD54HCT4046A
Artikelnummer	CD54HCT4046AF3A

Hochgeschwindigkeits-CMOS-Logik-Phasenregelkreis mit VCO 16-CDIP -55 bis 125

Datenblätter

Herunterladen

PDF, 833 Kb, Revision: J, Datei veröffentlicht: Nov 21, 2003

Auszug aus dem Dokument

Preise

Status

Lifecycle Status	Active (Recommended for new designs)
Manufacture's Sample Availability	No

Verpackung

Pin	16
Package Type	J
Industry STD Term	CDIP
JEDEC Code	R-GDIP-T
Package QTY	1
Carrier	TUBE
Width (mm)	6.92
Length (mm)	19.56
Thickness (mm)	4.57
Pitch (mm)	2.54
Max Height (mm)	5.08
Mechanical Data	Herunterladen

Parameter

Bits	1
F @ Nom Voltage(Max)	25 Mhz
ICC @ Nom Voltage(Max)	0.08 mA
Input Type	TTL
Operating Temperature Range	-55 to 125 C
Output Drive (IOL/IOH)(Max)	4/-4 mA
Output Type	CMOS
Package Group	CDIP
Package Size: mm2:W x L	See datasheet (CDIP) PKG
Rating	Military
Schmitt Trigger	No
Technology Family	HCT
VCC(Max)	5.5 V
VCC(Min)	4.5 V
Voltage(Nom)	4.5 V
tpd @ Nom Voltage(Max)	85 ns

Öko-Plan

RoHS	See ti.com

Anwendungshinweise

Herunterladen
Implementation of FSK Modulation and Demodulation using CD74HC4046A
PDF, 1.3 Mb, Datei veröffentlicht: Nov 25, 2013
Herunterladen
CMOS Phase-Locked-Loop Applications (Rev. B)
PDF, 687 Kb, Revision: B, Datei veröffentlicht: Sep 19, 2002
Applications of the HC/HCT4046A phase-locked loop (PLL) and HC/HCT7046A PLL with lock detection are provided including design examples with calculated and measured results. Features of these devices relative to phase comparators lock indicators voltage-controlled oscillators (VCOs) and filter design are presented.
Herunterladen
SN54/74HCT CMOS Logic Family Applications and Restrictions
PDF, 102 Kb, Datei veröffentlicht: May 1, 1996
The TI SN54/74HCT family of CMOS devices is a subgroup of the SN74HC series with the HCT circuitry modified to meet the interfacing requirements of TTL outputs to high-speed CMOS inputs. The HCT devices can be driven by the TTL circuits directly without additional components. This document describes the TTL/HC interface the operating voltages circuit noise and power consumption. A Bergeron anal
Herunterladen
TI IBIS File Creation Validation and Distribution Processes
PDF, 380 Kb, Datei veröffentlicht: Aug 29, 2002
The Input/Output Buffer Information Specification (IBIS) also known as ANSI/EIA-656 has become widely accepted among electronic design automation (EDA) vendors semiconductor vendors and system designers as the format for digital electrical interface data. Because IBIS models do not reveal proprietary internal processes or architectural information semiconductor vendors? support for IBIS con
Herunterladen
Implications of Slow or Floating CMOS Inputs (Rev. D)
PDF, 260 Kb, Revision: D, Datei veröffentlicht: Jun 23, 2016
Herunterladen
Designing With Logic (Rev. C)
PDF, 186 Kb, Revision: C, Datei veröffentlicht: Jun 1, 1997
Data sheets which usually give information on device behavior only under recommended operating conditions may only partially answer engineering questions that arise during the development of systems using logic devices. However information is frequently needed regarding the behavior of the device outside the conditions in the data sheet. Such questions might be:?How does a bus driver behave w
Herunterladen
CMOS Power Consumption and CPD Calculation (Rev. B)
PDF, 89 Kb, Revision: B, Datei veröffentlicht: Jun 1, 1997
Reduction of power consumption makes a device more reliable. The need for devices that consume a minimum amount of power was a major driving force behind the development of CMOS technologies. As a result CMOS devices are best known for low power consumption. However for minimizing the power requirements of a board or a system simply knowing that CMOS devices may use less power than equivale
Herunterladen
Understanding and Interpreting Standard-Logic Data Sheets (Rev. C)
PDF, 614 Kb, Revision: C, Datei veröffentlicht: Dec 2, 2015
Herunterladen
Semiconductor Packing Material Electrostatic Discharge (ESD) Protection
PDF, 337 Kb, Datei veröffentlicht: Jul 8, 2004
Forty-eight-pin TSSOP components that were packaged using Texas Instruments (TI) standard packing methodology were subjected to electrical discharges between 0.5 and 20 kV as generated by an IEC ESD simulator to determine the level of ISD protection provided by the packing materials. The testing included trays tape and reel and magazines. Additional units were subjected to the same discharge
Herunterladen
Using High Speed CMOS and Advanced CMOS in Systems With Multiple Vcc
PDF, 43 Kb, Datei veröffentlicht: Apr 1, 1996
Though low power consumption is a feature of CMOS devices sometimes this feature does not meet a designer?s system power supply constraints. Therefore a partial system power down or multiple Vcc supplies are used to meet the needs of the system. This document shows electrostatic discharge protection circuits. It also provides circuit and bus driver examples of partial system power down and curren
Herunterladen
Introduction to Logic
PDF, 93 Kb, Datei veröffentlicht: Apr 30, 2015

Modellreihe

Serie: CD54HCT4046A (2)

5962-8875701EA CD54HCT4046AF3A

Herstellerklassifikation

Semiconductors > Space & High Reliability > Logic Products > Specialty Logic Products > Phase-Locked-Loop (PLL)Products/Oscillators