Datasheet Texas Instruments SN74ALVC08DG4 — Datenblatt

Hersteller	Texas Instruments
Serie	SN74ALVC08
Artikelnummer	SN74ALVC08DG4

Vierfaches Positiv-UND-Gatter mit 2 Eingängen und 14-SOIC -40 bis 85

Datenblätter

Herunterladen

PDF, 778 Kb, Revision: I, Datei veröffentlicht: Aug 31, 2004

Auszug aus dem Dokument

Preise

Status

Lifecycle Status	Active (Recommended for new designs)
Manufacture's Sample Availability	No

Verpackung

Pin	14
Package Type	D
Industry STD Term	SOIC
JEDEC Code	R-PDSO-G
Package QTY	50
Carrier	TUBE
Device Marking	ALVC08
Width (mm)	3.91
Length (mm)	8.65
Thickness (mm)	1.58
Pitch (mm)	1.27
Max Height (mm)	1.75
Mechanical Data	Herunterladen

Parameter

Bits	4
ICC @ Nom Voltage(Max)	0.01 mA
Operating Temperature Range	-40 to 85 C
Output Drive (IOL/IOH)(Max)	-24/24 mA
Package Group	SOIC
Package Size: mm2:W x L	14SOIC: 52 mm2: 6 x 8.65(SOIC) PKG
Rating	Catalog
Schmitt Trigger	No
Technology Family	ALVC
VCC(Max)	3.6 V
VCC(Min)	1.65 V
Voltage(Nom)	1.8,2.5,2.7,3.3 V
tpd @ Nom Voltage(Max)	5.3,3.3,3,2.9 ns

Öko-Plan

RoHS

Compliant

Anwendungshinweise

Herunterladen
TI SN74ALVC16835 Component Specification Analysis for PC100
PDF, 43 Kb, Datei veröffentlicht: Aug 3, 1998
The PC100 standard establishes design parameters for the PC SDRAM DIMM that is designed to operate at 100 MHz. The 168-pin, 8-byte, registered SDRAM DIMM is a JEDEC-defined device (JC-42.5-96-146A). Some of the defined signal paths include data signals, address signals, and control signals. This application report discusses the SN74ALVC16835 18-bit universal bus driver that is available from T
Herunterladen
Logic Solutions for PC-100 SDRAM Registered DIMMs (Rev. A)
PDF, 96 Kb, Revision: A, Datei veröffentlicht: May 13, 1998
Design of high-performance personal computer (PC) systems that are capable of meeting the needs imposed by modern operating systems and software includes the use of large banks of SDRAMs on DIMMs (see Figure 1).To meet the demands of stable functionality over the broad spectrum of operating environments, meet system timing needs, and to support data integrity, the loads presented by the large
Herunterladen
16-Bit Widebus Logic Families in 56-Ball 0.65-mm Pitch Very Thin Fine-Pitch BGA (Rev. B)
PDF, 895 Kb, Revision: B, Datei veröffentlicht: May 22, 2002
TI?s 56-ball MicroStar Jr.E package registered under JEDEC MO-225 has demonstrated through modeling and experimentation that it is an optimal solution for reducing inductance and capacitance improving thermal performance and minimizing board area usage in integrated bus functions. Multiple functions released in the 56-ball MicroStar Jr.E package have superior performance characteristics compa
Herunterladen
Benefits & Issues of Migrating 5-V and 3.3-V Logic to Lower-Voltage Supplies (Rev. A)
PDF, 154 Kb, Revision: A, Datei veröffentlicht: Sep 8, 1999
In the last few years the trend toward reducing supply voltage (VCC) has continued as reflected in an additional specification of 2.5-V VCC for the AVC ALVT ALVC LVC LV and the CBTLV families.In this application report the different logic levels at VCC of 5 V 3.3 V 2.5 V and 1.8 V are compared. Within the report the possibilities for migration from 5-V logic and 3.3-V logic families
Herunterladen
Understanding Advanced Bus-Interface Products Design Guide
PDF, 253 Kb, Datei veröffentlicht: May 1, 1996

Modellreihe

Serie: SN74ALVC08 (12)

SN74ALVC08D SN74ALVC08DG4 SN74ALVC08DGVR SN74ALVC08DR SN74ALVC08DRE4 SN74ALVC08DRG4 SN74ALVC08NSR SN74ALVC08PWR SN74ALVC08PWRE4 SN74ALVC08PWRG4 SN74ALVC08RGYR SN74ALVC08RGYRG4

Herstellerklassifikation

Semiconductors > Logic > Gate > AND Gate