Datasheet Texas Instruments SN74LS280NSR — Datenblatt

Hersteller	Texas Instruments
Serie	SN74LS280
Artikelnummer	SN74LS280NSR

9-Bit-Generatoren / Prüfer für ungerade / gerade Parität 14-SO 0 bis 70

Datenblätter

Herunterladen

PDF, 1.0 Mb, Datei veröffentlicht: Mar 1, 1988

Auszug aus dem Dokument

SN54LS280, SN54S280, SN74LS280, SN74S280
9-BIT ODD/EVEN PARITY GENERATORS/CHECKERS
SDLS152 вЂ“ DECEMBER 1972 вЂ“ REVISED MARCH 1988 Copyright пЈ© 1988, Texas Instruments Incorporated PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters. POST OFFICE BOX 655303 DALLAS, TEXAS 75265 1 SN54LS280, SN54S280, SN74LS280, SN74S280
9-BIT ODD/EVEN PARITY GENERATORS/CHECKERS
SDLS152 вЂ“ DECEMBER 1972 вЂ“ REVISED MARCH 1988 2 POST OFFICE BOX 655303 DALLAS, TEXAS 75265 SN54LS280, SN54S280, SN74LS280, SN74S280
9-BIT ODD/EVEN PARITY GENERATORS/CHECKERS
SDLS152 вЂ“ DECEMBER 1972 вЂ“ REVISED MARCH 1988 POST OFFICE BOX 655303 DALLAS, TEXAS 75265 3 SN54LS280, SN54S280, SN74LS280, SN74S280
9-BIT ODD/EVEN PARITY GENERATORS/CHECKERS
SDLS152 вЂ“ DECEMBER 1972 вЂ“ REVISED MARCH 1988 4 POST OFFICE BOX 655303 DALLAS, TEXAS 75265 SN54LS280, SN54S280, SN74LS280, SN74S280
9-BIT ODD/EVEN PARITY GENERATORS/CHECKERS
SDLS152 вЂ“ DECEMBER 1972 вЂ“ REVISED MARCH 1988 POST OFFICE BOX 655303 DALLAS, TEXAS 75265 5 PACKAGE OPTION ADDENDUM www.ti.com 17-Mar-2017 PACKAGING INFORMATION
Orderable Device Status
(1) Package Type Package Pins Package
Drawing
Qty Eco Plan Lead/Ball Finish MSL Peak Temp (2) (6) (3) Op Temp (В°C) Device Marking
(4/5) JM38510/32901BCA ACTIVE CDIP J 14 1 TBD A42 N / A for Pkg Type -55 to 125 JM38510/
32901BCA M38510/32901BCA ACTIVE CDIP J 14 1 TBD A42 N / A for Pkg Type -55 to 125 JM38510/
32901BCA M38510/32901BCA ACTIVE CDIP J 14 1 TBD A42 N / A for Pkg Type -55 to 125 JM38510/
32901BCA SN54LS280J ACTIVE CDIP J 14 1 TBD A42 N / A for Pkg Type -55 to 125 SN54LS280J SN54LS280J ACTIVE CDIP J 14 1 TBD A42 N / A for Pkg Type -55 to 125 SN54LS280J SN54S280J ACTIVE CDIP J 14 1 TBD A42 N / A for Pkg Type -55 to 125 SN54S280J SN54S280J ACTIVE CDIP J 14 1 TBD A42 N / A for Pkg Type -55 to 125 SN54S280J SN74LS280D ACTIVE SOIC D 14 50 Green (RoHS
& no Sb/Br) CU NIPDAU Level-1-260C-UNLIM 0 to 70 LS280 SN74LS280D ACTIVE SOIC D 14 50 Green (RoHS …

Preise

Status

Lifecycle Status	Active (Recommended for new designs)
Manufacture's Sample Availability	No

Verpackung

Pin	14
Package Type	NS
Industry STD Term	SOP
JEDEC Code	R-PDSO-G
Package QTY	2000
Carrier	LARGE T&R
Device Marking	74LS280
Width (mm)	5.3
Length (mm)	10.3
Thickness (mm)	1.95
Pitch (mm)	1.27
Max Height (mm)	2
Mechanical Data	Herunterladen

Parameter

Bits	2
F @ Nom Voltage(Max)	35 Mhz
Function	Parity
ICC @ Nom Voltage(Max)	27 mA
Operating Temperature Range	0 to 70 C
Output Drive (IOL/IOH)(Max)	8/-0.4 mA
Package Group	SO
Package Size: mm2:W x L	14SO: 80 mm2: 7.8 x 10.2(SO) PKG
Rating	Catalog
Technology Family	LS
Type	Other
VCC(Max)	5.25 V
VCC(Min)	4.75 V
Voltage(Nom)	5 V
tpd @ Nom Voltage(Max)	50 ns

Öko-Plan

RoHS

Compliant

Anwendungshinweise

Herunterladen
Designing with the SN54/74LS123 (Rev. A)
PDF, 118 Kb, Revision: A, Datei veröffentlicht: Mar 1, 1997
The Texas Instruments (TI) SN54/74LS123 dual retriggerable monostable multivibrator is a one-shot device capable of verylong output pulses and up to 100% duty cycle. The ?LS123 also features dc triggering from gated low-level active A andhigh-level active B inputs and provides a clear input that terminates the output pulse of any predetermined time independentof timing components R ext and

Modellreihe

Serie: SN74LS280 (5)

SN74LS280D SN74LS280J SN74LS280N SN74LS280N3 SN74LS280NSR

Herstellerklassifikation

Semiconductors > Logic > Specialty Logic > Counter/Arithmetic/Parity Function