Datasheet Texas Instruments LMH7220MKX/NOPB — Datenblatt

Hochgeschwindigkeitskomparator mit LVDS-Ausgang 6-SOT-23-THIN -40 bis 125

Datenblätter

PDF, 1.1 Mb, Revision: E, Datei veröffentlicht: May 2, 2013

Auszug aus dem Dokument

Lifecycle Status	Active (Recommended for new designs)
Manufacture's Sample Availability	No

Input Bias Current (+/-)(Max)	5000 nA
Iq per channel(Max)	10 mA
Number of Channels	1
Operating Temperature Range	-40 to 125 C
Output Type	LVDS
Package Group	SOT-23-THIN
Package Size: mm2:W x L	6SOT-23-THIN: 8 mm2: 2.8 x 2.9(SOT-23-THIN) PKG
Propagation Delay Time	0.0029 uS
Rail-to-Rail	No
Rating	Catalog
Special Features	N/A
VICR(Max)	9.8 V
VICR(Min)	0.2 V
Vos (Offset Voltage @ 25C)(Max)	9.5 mV
Vs(Max)	12 V
Vs(Min)	2.7 V

RoHS

Compliant

Evaluation Modules & Boards: LMH730220
Evaluation Board for High-Speed Single LVDS Comparator in the 6-Pin TSOT Package
Lifecycle Status: Active (Recommended for new designs)
- Herunterladen

Herunterladen
Generating Precision Clocks for Time- Interleaved ADCs
PDF, 680 Kb, Datei veröffentlicht: Aug 2, 2007
Herunterladen
Interface Circuits for TIA/EIA-644 (LVDS) (Rev. B)
PDF, 69 Kb, Revision: B, Datei veröffentlicht: Sep 16, 2002
This design note provides information concerning the designing of TIA/EIA-644 interface circuits. The TIA/EIA-644 standard is discussed including electrical characteristics, interconnections, line termination, and noise immunity. Finally, eye patterns are used to measure the effects of signal distortion, noise, signal attenuation, and the resultant intersymbol interference (ISI) in a data transmis
Herunterladen
Interfacing Different Logic with LVDS Receivers
PDF, 197 Kb, Datei veröffentlicht: May 14, 2001
This application report provides explanations and design considerations for interfacing RS-422, differential current mode logic (CML), differneital emitter coupled logic (ECL), and single-ended drivers with low-voltage differential signal (LVDS) receivers.

Serie: LMH7220 (2)